Abstract-The single-event transient (SET) response of the pre-amplification stage of two latched comparators designed using either npn or pnp silicon-germanium heterojunction bipolar transistors (SiGe HBTs) is investigated via two-photon absorption (TPA) carrier injection and mixed-mode TCAD simulations. Experimental data and TCAD simulations showed an improved SET response for the pnp comparator circuit. 2-D raster scans revealed that the devices in the pnp circuit exhibit a reduction in sensitive area of up to 80% compared to their npn counterparts. In addition, by sweeping the input voltage, the sensitive operating region with respect to SETs was determined. By establishing a figure-of-merit, relating the transient peaks and input voltage polarities, the pnp device was determined to have a 21.4% improved response with respect to input voltage. This study has shown that using pnp devices is an effective way to mitigate SETs, and could enable further radiation-hardening-by-design techniques.
I. INTRODUCTION
V OLTAGE comparators are ubiquitous in applications requiring analog-to-digital conversion. Latched comparators are particularly useful for analog-to-digital converters (ADC) as they save the state of the comparator at a known point in time, thereby allowing for higher accuracy [1] . Single-event transients in comparators have been known to cause malfunctions in several spacecraft, including NASA's Microwave Anisotropy Probe (MAP), in which the microprocessor was reset due to a transient at the output of an LM139 comparator [2] , [3] . Although this malfunction did not result in mission failure, it resulted in the loss of scientific data and is an example of the importance of designing robust and reliable circuits for radiation-intense space applications.
Silicon-germanium heterojunction bipolar transistors (SiGe HBTs) have improved ac and dc performance compared to their silicon counterparts, with modest cost overhead, making them ideal for performance-constrained analog, high-speed digital, and RF applications. In addition, their performance enhancement at low temperatures and their built-in tolerance to total ionizing dose (TID) exposure (up to several Mrad(SiO 2 )), makes them suitable for many space applications. However, SiGe HBTs are known to be susceptible to single-event effects (SEEs), and in particular to single-event transients (SETs). Therefore, finding ways to mitigate radiation-induced transients at the device and circuit level is an active area of research.
SiGe complementary platforms providing both npn and pnp devices enable a number of circuit topologies that are inaccessible to designers otherwise. An example of such a topology is a current feedback amplifier, which requires both devices. Therefore, it is pertinent to study the effects of radiation on complementary SiGe platforms. Previous work on a complementary SiGe silicon-on-insulator (SOI) platform has shown that pnp devices exhibit a reduced transient peak but a similar sensitive area compared to npn devices in the same process [4] . A separate study focusing on comparing the SET response of current mirrors on SOI showed good agreement with the device-level study [5] . Another study performed on a complementary bulk platform has shown that pnp SiGe HBTs exhibit a smaller transient peak, shorter duration, and reduced sensitive area compared to npn devices [6] . This improved SET response has been attributed to the n-well isolation required to fabricate pnp devices in a complementary (npn + pnp) SiGe platform. In addition, devices from this particular process have been shown to be resistant to TID [7] . However, no studies exploring the SET response of bulk pnp devices in a circuit application were found.
It is difficult to define and quantify SET driven errors in purely analog applications [8] ; however, comparators are an exception since they are usually followed by a digital circuit, typically a latch or flip flop. In this case, the latch defines a transient peak and duration threshold for which an analog SET will generate erroneous data that will propagate through the digital system. For high-speed digital and mixed-signal circuits, such as a latched comparator, the magnitude of the peak is critical since it can induce bit-flips, or single-event upsets (SEU) [9] , as opposed to a small peak with long duration which will not induce bit-flips if it remains below the logic trigger threshold.
The present work investigates the SET response of the pre-amplifier stage in a latched comparator designed with the topology shown in Fig. 1 . Two circuits were designed, using either only npn or only pnp devices to facilitate a direct comparison between the two device types. An SEU-hard latch has been previously demonstrated in SiGe technology by employing radiation-hardening-by-design (RHBD) techniques [10] . However, any large transients presented at the input of the latch that have been produced by the pre-amplifier stage will be latched directly on the clock edge, potentially storing erroneous data [11] . Therefore, reducing the transient magnitude at the output of the pre-amplifier below the logic threshold of the following latch is desired.
II. CIRCUIT DESCRIPTION
Two fully-differential comparator pre-amplifiers with the same topology were designed, one only using npn devices and the other only using pnp devices, as shown in Fig. 2 . The circuits were fabricated on the SG25H3P third-generation platform by Institute of High Performance (IHP) Microelectronics [12] . This complementary bulk SiGe:C BiCMOS process features 0.25 μm matched npn and pnp devices with a peak f T / f M AX of 110 GHz/180 GHz and 90 GHz/120 GHz, respectively [13] .
Since each differential circuit is symmetric, only half of the signal path was irradiated. To facilitate the discussion, equivalent transistors in the schematic (e.g., Q0A and Q0B) will simply be referred to by their instance number (e.g., Q0), unless further distinction is necessary.
In the schematic shown in Fig 2, Q0 forms a Darlington pair with Q1, which increases the input resistance by ≈ β + 1. Q1A and Q1B form the resistive-load differential pair that steers current between one of two branches, depending on the differential input. Q2 serves as an output buffer and level shifter for the following stage. Q3, together with R BIAS , sets the circuit bias current, which can be tuned by changing V BIAS . Q4-Q6 serve as biasing transistors, mirroring the current flowing through Q3.
Both circuits were designed to produce the same output swing of ±200 mV, which translates to them having the same small-signal gain [14] . The pnp comparator was designed to operate with a negative supply, and the n-well isolation of all devices is tied to ground (i.e., the highest potential).
III. EXPERIMENTAL SETUP
Laser-induced transients were measured at the U.S. Naval Research Laboratory (NRL) using through-wafer two-photon absorption (TPA) [15] . TPA carrier injection allows for timeresolved, position-dependent three-dimensional measurements of single-event transients (SETs). The system features 150 fs, 1260 nm wavelength optical pulses at a repetition rate of 1 kHz with a 0.88 μm full-width-at-half-maximum (FWHM) focused spot size. The samples were attached and wire-bonded to a custom-designed printed circuit board (PCB) that exposes the backside of the die for irradiation. SETs were captured using a high-bandwidth real-time oscilloscope.
IV. RESULTS

A. Sensitive Area
2-D raster scans for all devices in a particular signal path, including all bias transistors, were performed on both circuits using a differential input voltage of v id = 0 V, a laser pulse energy of 2.6 nJ, and a step size of 0.25 μm. This bias point was chosen in order to reduce the differential output noise component by using a single supply to bias both inputs. A lower output noise floor allows us to measure smaller transient peaks that would otherwise be lost, resulting in a clearer picture of the sensitive area of each device. Fig. 3 and Fig. 4 show 2-D raster scans depicting the magnitude of the output current transient peaks of several devices for the npn and pnp comparators, respectively, when the output is taken differentially. To obtain the differential current, the measured differential output voltage (i.e., V OUTP − V OUTN ), has been divided by the input impedance of the oscilloscope (i.e., 50 ). Note that the intensity color scale is the same between equivalent npn and pnp devices. Scans for the remaining transistors have been omitted for brevity, but show the same trends as noted in the following discussion.
The data show that the output transient peaks induced in the comparator designed using only pnp devices are smaller compared to those in the npn version. Ideally, the sensitive area of each device would be defined as the area where transient magnitudes are large enough to affect the comparator's decision. However, a modest laser pulse energy was chosen to avoid stressing the circuits, and induced transients are not large enough to meet this criterion. Therefore, in this work, the sensitive are has been defined as the region with transient magnitudes ≥ 0.5 mA. This area has been delimited by a dashed ring in Figs. 3 and 4. From these figures, it can be seen that the sensitive area for the pnp devices is consistently smaller compared to that of the equivalent npn devices, by amounts ranging between 44-80%, depending on the irradiated device. This is consistent with previous findings when individual devices from this technology were irradiated [6] . These transient measurements show that although the sensitive area for each device varies depending on their location on the circuit, pnp devices still have the advantage, in terms of having a smaller sensitive area, when measured in a circuit application. This is a significant result.
B. Input Voltage Dependence
In addition to 2-D raster scans, voltage sweeps were also performed on the individual devices. To accomplish this, the laser was focused on the most sensitive part of the device (i.e., the spot that produced the maximum transient peak) and the differential input voltage was swept by maintaining V INN at a fixed value and sweeping V INP , such that v id = V INP − V INN . The laser energy was set to 0.9 nJ for all voltage sweeps in order to avoid stressing the circuit. These sweeps prove useful in determining whether a particular device will corrupt the output of a comparator. For example, if v id is negative, then the differential output voltage v out will also be negative and any negative transients will not corrupt the comparator decision. Fig. 5 shows the theoretical sensitive operating regions of the comparator. If v id 0, negative transients will not affect the output and only positive transients larger than the V IL of the following latch will be strong enough to corrupt the output. A similar analysis can be made for v id 0. However, for small v id , small transients can upset the output if the current through the core differential pair is not completely switched to one branch of the circuit. This analysis can be used to identify sensitive devices within the circuit. Fig. 6 shows the measured peak transient amplitudes when the output is taken differentially for the common-mode devices, Q3 and Q5, in the npn comparator. As expected, when v id = 0 V, the transient peak is approximately zero, since both signal paths will carry the same transient and will cancel once the difference is taken at the output nodes. However, as v id is swept, the output transient peaks resemble the sigmoidal characteristic output curve of a comparator, since the transient is being steered to one side of the circuit. When Q5 is struck, the generated transient current, i SET , will flow through the active branch of the differential pair, further lowering the output voltage at that node by i SET × R L . When Q3 is struck, the transient current will lower the base voltage of all the bias transistors by i SET × R BIAS , including Q5. This will reduce the current through the active branch of the differential pair, increasing the output voltage at that node. The same conclusions can be obtained for the pnp comparator and the corresponding plots have been omitted for brevity.
According to this analysis, when Q5 is struck, the resulting transient will not affect the comparator's decision since the sign of the transient is the same as that of the output voltage. However, when Q3 is struck, the resulting transient has the opposite polarity of the output voltage, resulting in a potential corruption of the data. For mitigation, emitter degeneration resistors can be added to the bias transistors in order to reduce the transient peak [16] . Fig. 7 shows the measured peak transient amplitudes when the output is taken differentially, for the devices in one of the differential signal paths (from V INP to V OUTN ) in the npn comparator. Referring back to Fig. 5 , it can be seen that all of the transients produced by these devices may corrupt the comparator decision at certain input signal values.
Transients generated by strikes on Q2 and Q6 will have a smaller voltage dependence than other devices on the circuit. Since Q2 serves as a buffer, with a relatively high resistance at the emitter (from the collector resistance of Q6), its bias point does not change dramatically with input voltage. Furthermore, since emitter transients are positive, differential output transients (V OUTP − V OUTN ) will be all negative or all positive for Q2A and Q2B strikes respectively. In a similar manner, since Q6 is a bias transistor, and its collector is connected directly to the output, there will be very little voltage dependence on the transients. In addition, since collector transients have a negative polarity, differential output transients will be all positive or all negative for Q6A and Q6B strikes respectively. This qualitative analysis is confirmed by the data in Fig. 7 . Transients generated by striking the remaining transistors do not follow the trend expected when applying circuit theory. One would expect that, for a given energy, the output peaks would change polarity as the input voltage is increased, since the transient current would be steered to one branch of the circuit. However, for a low enough energy, when Q1 is conducting all or none of the tail current provided by Q5, the small voltage increase at the base of Q1 due to a transient generated at Q0 will have negligible effect on the current flowing through Q1, blocking the transient from reaching the output.
This analysis was confirmed by performing voltage sweeps at different laser energies. Figs. 8 and 9 show strikes at Q0 and Q4, respectively, for laser pulse energies ranging from 1 nJ to 9 nJ. Both plots show the same trend. At low energies, the transient response deviates from the expected sigmoid, while at higher energies the response becomes as expected. This interpretation has been further confirmed by performing ion-strike Technology Computer-Aided Design (TCAD) simulations, as discussed in the following section. V. TCAD MODELING TCAD models have been developed using the Synopsys TCAD suite and calibrated to match the dc characteristics of the Cadence IHP SG25H3P process design kit (PDK) compact models. Circuit-level ion-strike simulations have been performed in order to study the propagation of SETs through different nodes in the circuit when a particular device is struck. This allows us to identify the most sensitive nodes in the circuit and potentially apply RHBD approaches to limit the transient peaks to below the logic threshold of the following latch.
In order to validate the change in trend for voltage sweeps at very low laser energies, mixed-mode heavy-ion-strike TCAD simulations at different linear energy transfers (LETs) were performed. Fig. 10 shows the simulated differential output transient peak as a function of input voltage for a Q0 strike on the npn comparator across multiple LETs. The figure not only shows larger peaks, but also different trends with varying input voltage as the energy is increased, confirming our experimental result. This change in trend should be considered when performing hardness assurance testing, as the intended application will ultimately determine the sensitivity regions of the comparator (e.g., high input voltages versus low input voltages, loading effects, etc.) [17] .
A. Input Voltage Dependence
In order to evaluate the transient response of each circuit as a function of input voltage, heavy-ion-strike TCAD simulations were performed at an LET of 10 MeV-cm 2 /mg for various input voltages. This LET was chosen since it was high enough for the circuit to exhibit the expected sigmoidal transient response for several devices. As shown in Fig. 5 , a sigmoidal shape of transient peaks as a function of input voltage that has opposite polarity to the comparator's characteristic would be the worst-case scenario. Fig. 11 shows the output transient peaks when the output is taken differentially as a function of input voltage. In some of these cases, the magnitude of the transient peaks for v id > 0 are larger for the pnp devices than the npn devices. The increase in magnitude can be attributed to the fact that the struck pnp device is in the "off" state, while the equivalent npn device is in the "on" state, which results in worse transients for the pnp devices. The opposite can be said for v id < 0. Therefore, directly comparing transient peaks for a single specific input results in an unfair comparison.
As previously discussed, transients will not corrupt the output when the polarity of the transient agrees with the polarity of the input voltage. However, if the generated transient and the input voltage have different polarities, this does not necessarily mean that the output will be corrupted. For data to be corrupted, the resulting output transient must have a certain amplitude and must occur within a "critical time" in the clock cycle of the following latching stage, as determined by the specific application [11] . For this reason, and in order to not make any assumptions about the following stage to make the analysis more general, rather than stating whether there will be an error or not, we have defined a metric that 
where v in is the input voltage, T (v in ) is the transient peak for a given input voltage, and sgn(x) is the signum function, which equals 1 for x > 0, −1 for x < 0, and 0 for x = 0. The metric is scaled by 100, in order to obtain more manageable numbers. By using this metric, a sensitive operating region, in terms of input voltage can be established, while at the same time incorporating the fact that a higher peak will have a larger potential for data corruption. This metric could be interpreted as an indicator of relative vulnerability of output corruption due to SETs. Since no explicit logic level was assumed, it does not favor one circuit over the other. Note that this metric purposefully does not take sensitive area into account in order to decouple the the SET response due to different input voltages from the already improved SET response resulting from the smaller sensitive area of the pnp devices.
The metric was applied for transients obtained from all the devices in the circuit, except for Q5, since it was determined earlier that transients generated from this device would not corrupt the output. The values of σ obtained for each device are shown in Table I . The σ value for all of the pnp devices, except Q4 and Q3, is smaller than the npn devices. The σ values can be added for each device to obtain a circuit-level σ . At the circuit level, the resulting σ , shown at the bottom of Table I , is 21.4% smaller for the pnp circuit than for the npn circuit. This result reinforces the fact that the pnp circuit will have an improved SET response.
B. Impact on Error Cross Section
The data presented show that a single point can't be used to establish the impact of an SET on the operation of the comparators, or to compare two different topologies. For example, in Fig. 11 , although transients for Q4 are worse for the pnp comparator, by calculating the cumulative σ for the circuit, it is shown that the pnp circuit still outperforms the npn version.
Error cross sections are produced by counting the amount of errors obtained for a particular fluence of heavy-ion strikes and normalizing to circuit area across various LETs. Fig. 12 shows the differential output transient peaks for heavy-ion strikes on the devices of both circuits as a function of LET for an input voltage of 0 V. The plot shows increasing transient peaks as a function of increasing energy, as expected. From this simulation, one can expect the σ values for both circuits to increase as the heavy-ion energy is increased.
In this technology, both npn and pnp devices have the same area, and therefore both circuits will have very similar area. We have presented laser data that shows that the sensitive area of the pnp devices is smaller compared to their npn counterparts. This means that, for a given heavy-ion energy, there is a lower probability of generating a transient of a given peak for the pnp devices.
We can interpret σ as a value indicating the relative energy required to produce an upset (the lower the σ , the higher energy required for upset). If we now couple these two results, and assume equal probability of striking each device, then it can be concluded that the pnp circuits will have a higher LET threshold (due to the lower circuit σ ) and a reduced error cross section (due to the reduced sensitive area). This establishes pnp devices as a viable RHBD approach for various applications.
The observed SET improvement for pnp devices has been attributed to several factors in a previous study [6] . First, the n-well isolation layer required to fabricate pnp devices on the same platform as npn devices, helps collect some of the generated charge and suppresses carrier diffusion to the substrate. In npn devices, collector transients are affected by the sub-collector/substrate junction. Having a lowly-doped resistive substrate leads to long diffusion tails and larger charge collection at the collector terminal. However, pnp devices can funnel charge away from the collector terminal via this additional n-well layer. In addition, holes are the primary carriers for the collector of the pnp device and their significantly lower mobility directly impacts the transient currents observed at the device terminals, and thus, the transients observed at the output of the circuit.
VI. SUMMARY
We have shown, both through experimental data and TCAD simulations, that the comparator designed using pnp devices enjoys the same reduced sensitive area and transient peaks as a single device, when compared to their npn counterparts. Experimental data show that pnp devices in the studied circuit exhibit a reduced sensitive area by amounts ranging between 44-80%. In addition, the pnp comparators show a reduced sensitive operating region with respect to input voltage by 21.4%, according to the metric, σ , previously defined.
It is difficult to say, without selecting a specific application and further experimentation, that using pnp devices will result in completely radiation-hardened circuits. However, the improved SET response of pnp devices over their npn counterparts suggests that designing circuits using pnp devices is a promising RHBD technique. Although other RHBD techniques might be required to build radiation-hardened circuits, using pnp devices should require less aggressive mitigation techniques. In addition, introducing pnp devices to a circuit designer's toolkit, can enable unique topologies of radiationhardened circuits that have not yet been explored in the field of bipolar circuits.
